Semi-Automated Analog Layout Generation Using Cadence SKILL and Parameterized Cells (PCells)

Master thesis