Custom analog layout is traditionally a manual process requiring skilled designers to ensure matching, symmetry, and layout efficiency. This work proposes a semi-automated layout generation flow leveraging the Cadence Virtuoso Design Environment with SKILL scripting and PCells (Parameterized Cells). The proposed method aims to speed up layout generation while maintaining high design quality and layout compliance.