Construction and Simulation of an In-Memory Capable CMOS SRAM Array Enabling AND and OR Operations while Maintaining Low Area Overhead – Department of Electrical Engineering and Information Technology – TU Darmstadt

Construction and Simulation of an In-Memory Capable CMOS SRAM Array Enabling AND and OR Operations while Maintaining Low Area Overhead

Master thesis