

<b>Module name</b> <b>Logic Design</b>								
<b>Module nr.</b> 18-hb-1010	<b>Credit points</b> 6 CP	<b>Workload</b> 180 h	<b>Self study</b> 120 h	<b>Module duration</b> 1 Term	<b>Module cycle</b> Winter term			
<b>Language</b> German			<b>Module owner</b> Prof. Dr.-Ing. Christian Hochberger					
<b>1</b>	<b>Teaching content</b> Boolean algebra, logic gates, hardware description languages, flipflops, sequential circuits, state-diagrams and -tables, technology mapping, programmable logic circuits							
<b>2</b>	<b>Learning objectives</b> By this module, Students will be enabled to <ul style="list-style-type: none"> <li>• rewrite boolean expressions and transform them into circuits of logic gates</li> <li>• analyze and synthesize digital circuits</li> <li>• describe digital circuits in a hardware description language</li> <li>• extract finite state machines from informal descriptions and implement them with synchronous circuits</li> </ul>							
<b>3</b>	<b>Prerequisite for participation</b>							
<b>4</b>	<b>Form of examination</b> Module exam: <ul style="list-style-type: none"> <li>• Module exam (Technical examination, Examination, Duration: 90 min, Default RS)</li> </ul>							
<b>5</b>	<b>Prerequisite for the award of credit points</b> Passing the final module examination							
<b>6</b>	<b>Grading</b> Module exam: <ul style="list-style-type: none"> <li>• Module exam (Technical examination, Examination, Weighting: 100 %)</li> </ul>							
<b>7</b>	<b>Usability of the module</b> B.Sc. etit, B.Sc. MEC							
<b>8</b>	<b>Grade bonus compliant to §25 (2)</b>							
<b>9</b>	<b>References</b> R.H. Katz: Contemporary Logic Design							
<b>Courses</b>								
<b>Instructor</b> M. Sc. Alexander Schwarz	<b>Course Nr.</b> 18-hb-1010-vl	<b>Course name</b> Logic Design						
			<b>Type</b> Lecture	<b>SWS</b> 3				
<b>Instructor</b> M. Sc. Alexander Schwarz	<b>Course Nr.</b> 18-hb-1010-ue	<b>Course name</b> Logic Design						
			<b>Type</b> Practice	<b>SWS</b> 1				